Silos Developed for design and verification of electronic circuits and systems.
Download

Silos Ranking & Summary

Silos Tags

Silos Description

Silos is a simulation environment developed for use in the design and verification of electronic circuits and systems. SILOS can simulate designs at the behavioral and gate levels. It can also simulate designs modeled with the Verilog Hardware Description Language (HDL). SILOS can back annotate delays specified using the Standard Delay Format (SDF). The IEEE Programming Language Interface (PLI) is supported. Write a review about this program

Silos Related Software